Hostname: page-component-5c6d5d7d68-txr5j Total loading time: 0 Render date: 2024-08-07T11:48:12.212Z Has data issue: false hasContentIssue false
  • English
  • Français

Inlaid Copper Multilevel Interconnections Using Planarization by Chemical-Mechanical Polishing

Published online by Cambridge University Press:  29 November 2013

S.P. Murarka ,
J. Steigerwald  and
R.J. Gutmann
Get access

Extract

Continuing advances in the fields of very-large-scale integration (VLSI), ultralarge-scale integration (ULSI), and gigascale integration (GSI), leading to the continuing development of smaller and smaller devices, have continually challenged the fields of materials, processes, and circuit designs. The existing metallization schemes for ohmic contacts, gate metal, and interconnections are inadequate for the ULSI and GSI era. An added concern is the reliability of aluminum and its alloys as the current carrier. Also, the higher resistivity of Al and its use in two-dimensional networks have been considered inadequate, since they lead to unacceptably high values of the so-called interconnection delay or RC delay, especially in microprocessors and application-specific integrated circuits (ICs). Here, R refers to the resistance of the interconnection and C to the total capacitance associated with the interlayer dielectric. For the fastest devices currently available and faster ones of the future, the RC delay must be reduced to such a level that the contribution of RC to switching delays (access time) becomes a small fraction of the total, which is a sum of the inherent device delay associated with the semiconductor, the device geometry and type, and the RC delay.

Type
Copper Metallization
Information
MRS Bulletin , Volume 18 , Issue 6 , June 1993 , pp. 46 - 51
Copyright
Copyright © Materials Research Society 1993

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1.Murarka, S.P., in Tungsten and Other Advanced Metals for VLSI Applications in 1990, edited by Smith, G.C. and Blumenthal, R. (Mater. Res. Soc. Symp. Proc. V6, Pittsburgh, 1990) p. 179.Google Scholar
2.Uttecht, R.R. and Geffken, R., Proc. 8th VLSI Multilevel Interconnection Conf. (1991), IEEE cat. #91TH0359-0, p. 20.Google Scholar
3.Kaanta, C.W., Cote, W.J., Cronin, J.E., Landis, J.S., Hill, W., and Ryan, G.J., Proc. 8th VLSI Multilevel Interconnection Conf. (1991), IEEE cat. #91TH0359-0, p. 144.Google Scholar
4.Patrick, W.J., Guthrie, W.L., Standley, C.L., and Schaible, P.M., J. Electrochem. Soc. 138 (1991) p. 1778.CrossRefGoogle Scholar
5.Kaufman, F.B., Thompson, D.B., Broadie, R.E., Jaso, M.A., Guthrie, W.L., Pearson, D.J., and Small, M.B., J. Electrochem. Soc. 138 (1991) p. 460.CrossRefGoogle Scholar
6. See Cook, L., J. Non-Cryst. Solids 120 (1990) p. 152.CrossRefGoogle Scholar
7.Landis, H., presented at SRC Topical Res. Conf. on Chem-Mechanical Polishing for Planarization (SRC, Research Triangle Park, NC, 1992), proc. vol. #P92008.Google Scholar
8.Kaufmann, F.B., private communication (1992).Google Scholar
9. Rodel Technical Release, Surfacetech. Rev. 1 (1988) p. 3.Google Scholar