Hostname: page-component-5c6d5d7d68-pkt8n Total loading time: 0 Render date: 2024-08-21T07:18:12.646Z Has data issue: false hasContentIssue false
  • English
  • Français

Ac and Dc Characterization and Spice Modeling of Short Channel Polysilicon Tfts

Published online by Cambridge University Press:  10 February 2011

M. D. Jacunski ,
M. S. Shur ,
T. Ytterdal ,
A. A. Owusu  and
M. Hack
M. D. Jacunski
Affiliation:
Department of Electrical Engineering, University of Virginia, Charlottesville, VA 22903
M. S. Shur
Affiliation:
Department of Electrical Engineering, University of Virginia, Charlottesville, VA 22903
T. Ytterdal
Affiliation:
Department of Electrical Engineering, University of Virginia, Charlottesville, VA 22903
A. A. Owusu
Affiliation:
Department of Electrical Engineering, University of Virginia, Charlottesville, VA 22903
M. Hack
Affiliation:
dpiX, 3406 Hillview Ave., Palo Alto, CA 94302
Get access

Abstract

We present an analytical SPICE model for the AC and DC characteristics of n and p channel polysilicon TFTs which scales fully with channel length and width in all regimes of operation (leakage, subthreshold, above threshold, and kink) and accounts for the frequency dispersion of the capacitance. Once physically based parameters have been extracted from long channel TFTs, which include the gate length and drain bias dependencies of the device parameters, our model accurately reproduces short channel device characteristics. The AC model includes the input channel resistance in series with the gate oxide capacitance. As a result, our model is able to fit the frequency dispersion of the device capacitances. The model has been implemented in the AIM-Spice simulator and good agreement is observed between measured and modeled results for gate lengths down to 4 gim.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 424: Symposium H – Flat Panel Display Materials II , 1996 , 213
Copyright
Copyright © Materials Research Society 1997

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

[1] Clark, M., IEE Poc. Circuits Dev. Syst., vol.141, p. 3, 1994.Google Scholar
[2] Morimoto, Y. et al., in IEDM Tech. Dig., p. 837, 1995.Google Scholar
[3] Morita, T. et al., in IEDM Tech. Dig., p. 841, 1995.Google Scholar
[4] Batra, S., in ECS Proc., vol.94 p. 291, 1994.Google Scholar
[5] Liu, C., Diodato, P., Lee, K., and Cong, H., in IEDM Tech. Dig., p. 919, 1995.Google Scholar
[6] Shur, M. et al., J. Soc. Info. Display, vol.3, no. 4, p. 223, 1995.Google Scholar
[7] Jacunski, M. et al., in AMLCDs '95 Workshop Proc., p. 134, 1995.Google Scholar
[8] BSIM3v3 Manual, University of California, p. 5–3, 1995.Google Scholar
[9] Jacunski, M., Shur, M., and Hack, M., in 53rd Annual DRC Dig., p. 158, 1995.Google Scholar
[10] Jacunski, M., Shur, M., and Hack, M., to be published in IEEE Tran. Elec. Dev.Google Scholar
[11] Owusu, A. et al., submitted to 54th Annual DRC, 1996.Google Scholar
[12] Meyer, J., RCA Review, vol.32, p. 42, 1971.Google Scholar
[13] Lee, K. et al., Semiconductor Device Modeling for VLSI, Prentice Hall, 1993, p. 219.Google Scholar