Hostname: page-component-7479d7b7d-qlrfm Total loading time: 0 Render date: 2024-07-10T03:28:09.279Z Has data issue: false hasContentIssue false
  • English
  • Français

CVD Cu Process Development and Integration for sub-0.18 µm Devices

Published online by Cambridge University Press:  10 February 2011

Jiming Zhang ,
Dean Denning ,
Greg Braeckelmann ,
Greg Hamilton ,
J. J Lee ,
Ram Venkatraman ,
Bob Fiordalice  and
Elizabeth Weitzman
Jiming Zhang
Affiliation:
Advanced Product Research and Development Lab, Motorola, Austin, TX, 78721
Dean Denning
Affiliation:
Advanced Product Research and Development Lab, Motorola, Austin, TX, 78721
Greg Braeckelmann
Affiliation:
Advanced Product Research and Development Lab, Motorola, Austin, TX, 78721
Greg Hamilton
Affiliation:
Advanced Product Research and Development Lab, Motorola, Austin, TX, 78721
J. J Lee
Affiliation:
Advanced Product Research and Development Lab, Motorola, Austin, TX, 78721
Ram Venkatraman
Affiliation:
Advanced Product Research and Development Lab, Motorola, Austin, TX, 78721
Bob Fiordalice
Affiliation:
Advanced Product Research and Development Lab, Motorola, Austin, TX, 78721
Elizabeth Weitzman
Affiliation:
Advanced Product Research and Development Lab, Motorola, Austin, TX, 78721
Get access

Abstract

The advent of inlaid Cu interconnects has presented new challenges for the industry to fill high aspect ratio dual inlaid features. CVD Cu offers advantages for excellent step coverage and is a technique extendible for future generations of devices. We have developed a robust CVD Cu process and a CVD/PVD reflow integration scheme. In this paper, we present results of an extensive study on CVD Cu process development and integration. The effects of various precursors, carrier gases (H2, He and N2) and barrier layers including CVD TiN, PVD Ta, PVD TaN, PVD Ta-Si-N, and a hybrid barrier, on the CVD Cu film properties and device electrical properties are discussed. The extendibility and challenges of current CVD Cu processing will also be discussed.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 564: Symposium N – Advanced Interconnects and Contacts , 1999 , 243
Copyright
Copyright © Materials Research Society 1999

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Venkatasan, S. et al, IEEE International Electron Devices Meeting, 769, 1997.Google Scholar
Edelstein, D. et al, IEEE International Electron Devices Meeting, 773, 1997.Google Scholar
2. Woo, M. et al, VLSI, p12, 1998.Google Scholar
3. Jain, A. et al, Advanced Metallization and Interconnect Systems for ULSI Applications, 26, 1997.Google Scholar
4. Zhang, J., Venkatraman, R., Wilson, T., Fiordalice, R., Gregory, R., and Weitzman, E., Advanced Interconnects and Processes for Future Integrated Circuit, MRS Proceedings Vol. 514, 513, 1998.10.1557/PROC-514-513Google Scholar
5. Ryu, C., Loke, A.S., Nogami, T., and Wong, S., Int. Reliability Physics Symp, p201, 1997 Google Scholar
6. Awaya, N. and Kobayashi, T., Jpn. J. Appl. Phys. Vol. 37. 1156, 1998.10.1143/JJAP.37.1156Google Scholar
7. Zhang, J., Denning, D., Braeckelmann, G., Venkatraman, R., Fiordalice, R., and Weitzman, E., International Interconnect Technology Conference, 156, 1998.Google Scholar
8. Denning, D.. Braeckelmann, G., Zhang, J., Fiordalice, R., and Venkatraman, R., VLSI, 22, 1998.Google Scholar