Hostname: page-component-5c6d5d7d68-qks25 Total loading time: 0 Render date: 2024-08-11T20:28:31.864Z Has data issue: false hasContentIssue false

Dry Etch and Wet Clean Process Characterization of Ultra Low-k (ULK) Material Nanoglass®E

Published online by Cambridge University Press:  17 March 2011

B. Ramana Murthy
Affiliation:
Institute of Microelectronics, 11 Science Park Road, Singapore Science Park 2, Singapore 117685
C.K. Chang
Affiliation:
Institute of Microelectronics, 11 Science Park Road, Singapore Science Park 2, Singapore 117685
Y.W. Chen
Affiliation:
Institute of Microelectronics, 11 Science Park Road, Singapore Science Park 2, Singapore 117685
Ananth Naman
Affiliation:
Honeywell Electronic Materials, 1349 Moffett Park Drive, Sunnyvale, CA 94089, USA
Get access

Abstract

NANOGLASS®E (NGE) ultra low-k (ULK) dielectric material, with a k-value of ∼2.2, was integrated for 130 nm Cu/ULK interconnect process technology. This work deals with the characterization of reactive ion etching (RIE) and wet chemical processing of this film. Blanket films were characterized for etch rate, surface roughness, k-value change and chemical compatibility. Trench etching and post etch wet clean processes were developed and optimized enabling process integration for single damascene structures. Trench etch processes were evaluated for two etch schemes viz., etching under - photo resist and etching under hardmask. The details of each scheme will be described and advantages observed will be discussed. To evaluate effect of wet clean processes three different formulations were used. After formation of single damascene wafers, metal comb and serpentine structures were measured for metal continuity and bridging. Electrical continuity was achieved for long serpentine structures with 0.18μm/0.18μm line width/spacing. Based on voltage ramp test results the film was found to be sensitive to certain plasma etch conditions.

Type
Research Article
Copyright
Copyright © Materials Research Society 2004

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Purushothaman, S., Nitta, S.V., Ryan, J.G., Narayan, C., Krishnan, M., Cohen, S., Gates, S., Whitehair, S., Hedrick, J., Tyberg, C., Greco, S., Rodbell, K., Huang, E., Dalton, T., DellaGuardia, R., Saenger, K., Simonyi, E., Chen, S-T., Malone, K., R.Miller and Volksen, W., IEEE-2001 Proceedings of the International Electron Devices Meeting2001 pp. 529532 Google Scholar
2. Cheng, Y.Y., Chao, L.C., Jang, S.M., Yu, C.H. and Liang, M.S.. Proceedings of the IEEE 2000 International Interconnect Technology Conference, pp 161163 Google Scholar
3. Mosing, K., Jacobs, T., Kofron, P., Daniels, M., Brennan, K., Gonzales, A., Augur, R., Wtzel, J.,.Havemann and Shiote, A., Proceedings of the IEEE 2001 International Interconnect Technology Conference, pp. 292294.Google Scholar
4. Gao, T., Gray, W.D., Hove, M.Van, Rosseel, E., Struyf, H., Meynen, H., Vanhaelemeersch, S., Maex, K., Proceedings of the IEEE 1999 International Interconnect Technology Conference1999, PP 5355 Google Scholar
5. Yeh, Ching-fa, Lee, Yueh-chuan, Su, Yuh-ching, Wu, Kwo-hau, Lin, Chein-hsin, American Vacuum Society, 2000, pp 8184 Google Scholar