Hostname: page-component-7bb8b95d7b-l4ctd Total loading time: 0 Render date: 2024-09-16T19:39:24.773Z Has data issue: false hasContentIssue false

High-Current and Low Acceleration Voltage Arsenic Ion Implanted Polysilicon-Gate and Source-Drain Electrode Si MOS Transistor

Published online by Cambridge University Press:  25 February 2011

Yasuyuki Saito
Affiliation:
Nichiden-Toshiba Info. Syst. Inc. (NTIS) res.lab. in Toshiba Horikawa-cho Works, 72, Horikawa-cho. Saiwai-ku, Kawasaki 210, Japan
Yoshiro Sugimura
Affiliation:
Nichiden-Toshiba Info. Syst. Inc. (NTIS) res.lab. in Toshiba Horikawa-cho Works, 72, Horikawa-cho. Saiwai-ku, Kawasaki 210, Japan
Michiyuki Sugihara
Affiliation:
Semicond. Group. Toshiba Corp., 1, Komukai Toshiba-cho, Saiwai-ku, Kawasaki 210, Japan.
Get access

Abstract

The fabrication process of high current arsenic (As) ion implanted poly-silicon (Si) gate and source-drain (SD) electrode Si n-channel metal-oxide-semiconductor field-effect-transistor (MOSFET) was examined. Poly-Si film n-type doping was performed by using high current (typical current: 2mA) and relatively low acceleration voltage (40keV) As ion implantation technique (Lintott series 3). It was observed that high dose-As implanted poly-Si films as is show refractoriness against radical fluorine excited by microwave. Using GCA MANN4800 (m/c ID No.2, resist: OFPR) mask pattern printing technique, the high current As ion implantation technique and radical fluorine gas phase etching (Chemical dry etching: CDE) technique. the n-channel poly-Si gate (ps=∼L00ft/o) enhancement MOSFETs(ps-source-drain = =50n/o, SiO2 gate=380A) with off-leak-less were obtained on 3”Czochralski-grown 2Ωcm boron-doped p-type wafers (Osaka titanium). By the same process, a 8-bit single chip μ-processor with 26MHz full operation was performed.

Type
Research Article
Copyright
Copyright © Materials Research Society 1993

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1. Richman, P., MOS Field-Effect Transistors and Integrated Circuits (John Wiley & Sons, Inc., New York, 1973, (ISBN 0–471–72030–5)), pp.208.Google Scholar
2. Lintott (unpublished).Google Scholar
3. Sugimura, Y., unpublished (1979).Google Scholar
4. Sugimura, Y., Ishii, M., Sumitomo, Y., and Kirita, K., Eng. Report FB149 (1979)Google Scholar
5. Sugimura, Y., Ishii, M., Sumitomo, Y., and Kirita, K., in the Extended Abstracts (The 53rd Autumn Meeting, 1992); The Japan Society of Applied Physics (JSAP Catalog Num. AP921124–02), 18p-ZT-15, p.727.Google Scholar
6. Sugimura, Y., Ishii, M., Sumitomo, Y., and Kirita, K., in Materials Research Society 1992 Fall MeetingGoogle Scholar
7. Tobey, A.C., Electronics Aug. 16, 109 (1979). Abstracts. A10.2 p 62Google Scholar
8. Sugihara, M., unpublished (1979).Google Scholar
9. Horiike, Y., unpublished.Google Scholar
10. Horiike, Y., in Semiconductor Plasma-Process Technology 1st ed. by Sugano, T. (Japanese, Sangyo-Tosho, Tokyo, 1980). Chapter 2.2.Google Scholar
11. Saito, Y., unpublished (1979).Google Scholar
12. Saito, Y. and Saito, Tomotaka making Z292 TEG devices (on boron-p 2Ωcm CZ and boron-p 50Ωcm FZ 3”diam.wafers), unpublished (1979).Google Scholar
13. Saito, Y., Sugimura, Y. and Sugihara, M..in the Extended Abstracts(The 53rd Autumn Meeting, 1992); The Japan Society of Applied Physics(JSAP Catalog Num. AP921124–02),18p-ZT-16 p 728Google Scholar
14. Saito, Y., unpublished (1979).Google Scholar
15. Saito, Y., in the Extended Abstracts (The 53rd Autumn Meeting, 1992); The Japan Society of Applied Physics (JSAP Catalog Num. AP921124-Q2),18p-ZT-17 p 728Google Scholar
16. Saito, Y., in the Extended Abstracts (The 53rd Autumn Meeting, 1992); The Japan Society of Applied Physics (JSAP Catalog Num. AP921124-Q2),18p-ZT-17 p 728Google Scholar
17. Saito, Y., unpublished.Google Scholar
18. Saito, Y., Saigo, T., Ushiku, Y., Kobayashi, T., Tago, H., Takada, T. and Yokota, H., unpublished (submitted the abstract to 1979 IEDM. Yasuyuki SAITO and Teruo KOBAYASHI sent the abstract from Tokyo International Postal Office.)Google Scholar
19. Saito, Y. (77024510) and Ozawa, O. Japan Patent 1513852.Google Scholar
20. Saito, Y. (77024510), Patent application, Jpn patent application JP145641/1989, EPC90110875.3, USP application 07/533,867. (cf.ibid.ref.lS).Google Scholar
21. Crowder, B.L. and Zirinsky, S., EEEE Trans. Electron Dev. ED-26, 369 (1979).Google Scholar
22. Takada, Tomoji Yasuyuki Saito and Thoni Mochizuki in the Extended Abstracts (The 41st Autumn Meeting, 1980); The Japan Society of Applied Physics, 18a-C-8, p.513 (Japanese).Google Scholar
23. Saito, Y., unpublished (1978) (the Ref. 23 process flow was designed by Y. Saito, on the basis of the courtesy 4μm process flow chart by K. Monta through H. Tago. Electronics Apr. 26, 63 (1979); Correspondent: Charles Cohen, Tokyo, ELECTRONICS McGraw-Hill. See our data of Ref. 18 on page HI of A.C. Tobey's article of Electronics Aug. 16,1979)Google Scholar
24. Bassous, E., Yu, H.N. and Maniscalo, V., J. Electrochem. Soc.: Solid State Science and Technology. 123, 1729 (1976).Google Scholar
25. Iwai, H. and Tanuma, R&D report RM.Google Scholar
26. Kamata, A., unpublished.Google Scholar
27. Intel.Google Scholar
28. Minami, M., Eng. Report.Google Scholar
29. Takada, Tomoji, unpublished.Google Scholar
30. Saito, Y., Unpublished.Google Scholar