Hostname: page-component-5c6d5d7d68-qks25 Total loading time: 0 Render date: 2024-08-06T17:24:45.296Z Has data issue: false hasContentIssue false

The Profile Design of Strained Sige-Channel P-Type Modulation Doped Fet

Published online by Cambridge University Press:  10 February 2011

Klaus Y.J. Hsu
Affiliation:
Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan 300, R.O.C., yjhsu@ee.nthu.edu.tw
S. M. Huang
Affiliation:
Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan 300, R.O.C., yjhsu@ee.nthu.edu.tw
Get access

Abstract

To improve the performance of p-type SiGe-channel FEPs is important for Si-based high-speed/high-frequency applications. This work discusses the design of germamium profiles in the strained Si1−xGex channel region of p-type SiGe modulation doped FET's and studies its effect on device performance. Two-dimensional device simulator is used to simulate the large-signal device performance for various Ge distributions including triangular, trapezoidal, and flat profiles. In particular, the thickness of the strained SiGe channel layer is 15 nm and a 5 ran thick Si cap layer is on top of the channel. It is found that with the same integrated Ge content in the strained channel, graded Ge profiles lead to higher transconductances and larger threshold voltage windows than those of flat profiles, due to deeper potential wells and better carrier confinement ability. For triangularly graded profiles, the peak position must be located in the upper half portion of the channel layer to result in superior performance. By adding more Ge to extend the peak region, triangular profiles become trapezoidal ones. However, more Ge content does not necessarily produce better performance. If the well depth of trapezoidal profile is the same as that of triangular profile and if the trapezoid plateau begins at the same position as that of triangle peak, the device performance is almost the same for both profiles.

Type
Research Article
Copyright
Copyright © Materials Research Society 1997

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1. Patton, G.L. et al, “Silicon-Germanium-Base Heterojunction Bipolar Transistors by Molecular Beam Epitaxy,” IEEE Electron Dev. Lett. 9, (1988), pp. 165167.Google Scholar
2. Tatsumi, T. et al, “Si/Si1−xGex/Si Heterojunction Bipolar Transistor Made with Si Molecular Beam Epitaxy,” Appl. Phys. Lett. 52, (1988), pp. 10891091.Google Scholar
3. Temki, H. et al, “Si1−xGex Strained-Layer Heterostructure Bipolar Transistors,” Appl. Phys. Lett. 52, (1988), pp. 895897.Google Scholar
4. Garone, P.M. et al., “Carrier Confinement in MOS gated SiGe/Si Heterostructures,” IEDM Tech. Digest, (1990), pp. 383387.Google Scholar
5. Vandebroek, S.V. et al, “High-Mobility Modulation-Doped Graded SiGe-Channel p-MOSFET's,” IEEE Electron Dev. Lett. 12, (1991), pp. 447449.Google Scholar
6. Vandebroek, S.V. et al, “SiGe-Channel Heterojunction p-MOSFET's,” IEEE Electron Dev. Lett. 41, (1994), pp. 90101.Google Scholar
7. Technology Modeling Associates, Inc., TMA MEDICI Two Dimensional Device Simulation Program User Manual Version 2.0. (1994), vols. 1 & 2.Google Scholar