Hostname: page-component-7bb8b95d7b-495rp Total loading time: 0 Render date: 2024-09-28T00:26:26.692Z Has data issue: false hasContentIssue false
  • English
  • Français

Selective Silicon Epitaxy for Advanced Dram Structures

Published online by Cambridge University Press:  21 February 2011

Gary B. Bronner
Gary B. Bronner*
Affiliation:
IBM Research Division, TJ Watson Research Center Yorktown Heights, NY 10598
Get access

Abstract

In silicon microelectronics, memory cells and chips are used to develop the most advanced technology. In the future these chips will require three dimensional structures to achieve the needed density. This paper describes the use of selective silicon epitaxy to build truly three dimensional DRAM cells. The cell consists of a trench capacitor which is overgrown with single crystal silicon. A transistor and isolation are then built above the trench capacitor resulting in a cell that occupies the same area as the transistor alone. Fully functional memory cells have been built. The results show that selective silicon epitaxy is a realistic candidate for building three dimensional silicon devices.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 158: Symposium B – In-Situ Patterning: Selective Area Deposition and Etching , 1989 , 339
Copyright
Copyright © Materials Research Society 1990

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

REFERENCES

1 Sunami, H., IEDM Tech. Dig., 694 (1985).Google Scholar
2 Lu, N.C.C., Cottrell, P.E., Craig, W.J., Dash, S., Critchlow, D.L., Mohler, R.L., Machesney, B.J., Ning, T.H., Noble, W.P., Parent, R.M., Scheuerlein, R.E., Sprogis, E.J., and Terman, L.M., IEEE J. Solid-State Circuits SC–21, 627 (1986).Google Scholar
3 Kenney, D., Adler, E., Davari, B., DeBrosse, J., Frey, W., Furukawa, T., Geiss, P., Harmon, D., Horak, D., Kerbaugh, M., Koburger, C., Lasky, J., Rembetski, J., Schwittek, W., and Sprogis, E., Symp. on VLSI Tech., Dig. of Tech. Papers, 25 (1988).Google Scholar
4 Bronner, G.B., Lu, N.C.C., Rajeevakumar, T.V., Ginsberg, B., and Machesney, B., Symp. on VLSI Tech., Dig. of Tech. Papers, 21 (1988).Google Scholar
5 Lu, N.C.C., Rajeevakumar, T.V., Bronner, G.B., Ginsberg, B., Machesney, B.J., and Sprogis, E.J., IEDM Tech. Dig, 694 (1988).Google Scholar
6 Joyce, B.D. and Baldrey, J.P., Nature 195, 485 (1962).Google Scholar
7 Tanno, K., Endo, N., Kitajima, H., Kurogi, Y., and Tsuya, H., Jap. J. of Appl. Phys. 21, L564 (1982).Google Scholar
8 Kitajima, H., Ishitani, A., Endo, N., and Tanno, K., Jap. J. Appl. Phys. 22, L783 (1983).Google Scholar
9 Ginsberg, B., Bronner, G., and Mader, S., Extended Abst. Fall Meeting, Electrochem. Soc. 87–2, 991 (1987).Google Scholar
10 d'Aragona, F. Secco, J. Electrochem. Soc. 119, 948 (1972).Google Scholar
11 Borland, J. and Drowley, C., Solid State Technology 28, 141 (1985).Google Scholar