Crossref Citations
This article has been cited by the following publications. This list is generated based on data provided by
Crossref.
Wunderle, B.
Braun, T.
May, D.
Mazloum, A.
Bouazza, M.
Walter, H.
Wittler, O.
Schacht, R.
Becker, K-F.
Schneider-Ramelow, M.
Michel, B.
and
Reichl, H.
2007.
Non-destructive failure analysis and modeling of encapsulated miniature SMD ceramic chip capacitors under thermal and mechanical loading.
p.
104.
Janczyk, G.
Bieniek, T.
Janus, P.
Kociubinski, A.
Grabiec, P.
Szynka, J.
Reitz, S.
Schneider, P.
Kaulfersch, E.
and
Weber, J.
2007.
Integrated Thermo-Electro-Mechanical Modeling of 3D e-Cubes Structures.
p.
297.
Schneider, Peter
Reitz, Sven
Wilde, Andreas
Elst, Günter
and
Schwarz, Peter
2008.
Towards a methodology for analysis of interconnect structures for 3D-integration of micro systems.
Analog Integrated Circuits and Signal Processing,
Vol. 57,
Issue. 3,
p.
205.
Janczyk, G.
Bieniek, T.
Grabiec, P.
and
Szynka, J.
2008.
Integrated thermal modeling of heterogeneous eCubes stacked devices.
p.
80.
Janczyk, G.
and
Bieniek, T.
2008.
The HDL and FE Thermal Modeling of Heterogeneous Systems.
p.
1.
Janczyk, Grzegorz
Bieniek, Tomasz
Szynka, Jerzy
and
Grabiec, Piotr
2008.
Reliability issues of e-Cubes heterogeneous system integration.
Microelectronics Reliability,
Vol. 48,
Issue. 8-9,
p.
1133.
Wittler, O.
Mrossko, R.
Kaulfersch, E.
Wunderle, B.
and
Michel, B.
2008.
Mechanical characterisation of thin metal layers by modelling of the nanoindentation experiment.
p.
995.
Wunderle, Bernhard
and
Michel, B.
2009.
Lifetime modelling for microsystems integration: from nano to systems.
Microsystem Technologies,
Vol. 15,
Issue. 6,
p.
799.
Janczyk, G.
Bieniek, T.
Szynka, J.
and
Grabiec, P.
2009.
Reliability aspects of 3D-oriented heterogeneous device design related to stress sensitivity of MOS transistors.
p.
1.
Wittler, Olaf
Mrossko, Raul
Huber, Saskia
Gollhardt, Astrid
and
Michel, Bernd
2009.
Characterisation and modelling of the nanoindentation experiment in Au layers.
p.
1.
Xu, Zheng
Beece, Adam
Rose, Kenneth
Zhang, Tong
and
Lu, Jian-Qiang
2009.
Modeling and evaluation for electrical characteristics of through-strata-vias (TSVS) in three-dimensional integration.
p.
1.
Xi Liu
Qiao Chen
Pradeep Dixit
Ritwik Chatterjee
Tummala, Rao R.
and
Sitaraman, Suresh K.
2009.
Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV).
p.
624.
Xu, Zheng
Beece, Adam
Zhang, Dingyou
Chen, Qianwen
Chen, Kuan-neng
Rose, Kenneth
and
Lu, Jian-Qiang
2010.
Crosstalk evaluation, suppression and modeling in 3D through-strata-via (TSV) network.
p.
1.
Liu, Xi
Chen, Qiao
Sundaram, Venkatesh
Simmons-Matthews, Margaret
Wachtler, Kurt P.
Tummala, Rao R.
and
Sitaraman, Suresh K.
2011.
Thermo-mechanical behavior of through silicon vias in a 3D integrated package with inter-chip microbumps.
p.
1190.
Xu, Zheng
and
Lu, Jian-Qiang
2011.
High-Speed Design and Broadband Modeling of Through-Strata-Vias (TSVs) in 3D Integration.
IEEE Transactions on Components, Packaging and Manufacturing Technology,
Vol. 1,
Issue. 2,
p.
154.
2012.
Strain-Engineered MOSFETs.
p.
53.
Liu, Xi
Chen, Qiao
Sundaram, Venkatesh
Simmons-Matthews, Margaret
Wachtler, Kurt P.
Tummala, Rao R.
and
Sitaraman, Suresh K.
2012.
Reliability Assessment of Through-Silicon Vias in Multi-Die Stack Packages.
IEEE Transactions on Device and Materials Reliability,
Vol. 12,
Issue. 2,
p.
263.
Qunsheng Cao
and
Xiang He
2012.
Study and modeling of interconnection in high-speed circuit.
p.
1.
Xiang He
and
Qunsheng Cao
2012.
Analysis and study of electrical characteristics of through silicon via in 3D integration.
p.
1.
Wunderle, B.
Heilmann, J.
Kumar, S. G.
Hoelck, O.
Walter, H.
Wittler, O.
Engelmann, G.
Wolf, M. J.
Beer, G.
and
Pressel, K.
2013.
Accelerated reliability testing and modeling of Cu-plated through encapsulant vias (TEVs) for 3D-integration.
p.
372.