## Focused Ion Beam Circuit Edit -A Look into the Past, Present, and Future

Richard H. Livengood\*, Shida Tan\*, Paul Hack\*\*, Megan M. Kane\*\*, and Yuval Greenzweig\*\*\*

At Spring-COMDEX in April of 1989 Intel introduced and demonstrated the first 80486 Microprocessor <sup>TM</sup>. The i486DX <sup>TM</sup>, as it was later known, was Intel's first x86 processor with over a million transistors and ran at clock speed of a whopping 50 MHz, both of which were very impressive milestones for that time. As Andy Grove stood on the podium in front of the COMDEX audience demonstrating Intel's latest product booting OS/2, DOS-Windows, and other operating systems on various platforms, there was an interesting artifact about those handful of i486 processors running on the stage, -all of them had a major circuit modification performed on them using focused ion beam (FIB) mill. In fact, without this FIB circuit edit, the parts were rendered completely nonfunctional and the demos that wooed the COMDEX audience that day would not have been possible. This example illustrates the power and unique capability of FIB circuit modification.

The April 1989 i486 edit was a first of its kind for Intel, and the small IC aluminum metal-2 cut and 400 µm long FIB tungsten deposition changed the way Intel and the rest of the industry perform debug on semiconductor product forever. Forever, really? Perhaps not forever, but 25 years after the FIB milling tool was first introduced commercially by Seiko Instruments and Micrion Corp., it is still going strong and is used extensively during the debug of new products. <sup>[1, 2]</sup> Of course the technology used back in the late 80's has evolved dramatically. The introduction of gas-assisted-etch chemistries and dielectric deposition enabled major advancement in FIB micro-machining geometry scaling and re-wiring capabilities. <sup>[3]</sup> The next paradigm shift in circuit edit technology occurred in 1996 with the introduction of the first Flip-Chip FIB tool and the ability to modify circuitry from the silicon backside<sup>[4]</sup>. The backside circuit edit FIB combined the navigational accuracy of a E-Beam mask writing tool (e.g., differential laser interferometer stage & advanced pattern generator) with additional capabilities such as an in-vacuum infra-red microscope (to see through the silicon substrate) and novel gas chemistry delivery systems to allow for machining in the silicon substrate.

Today circuit edit is now commonly referred to as silicon nano-machining, and indeed the semiconductor structures being machined and the FIB machining itself are on the nano-scale. 32 nm and soon to come 22 nm process technology nodes pose significant challenges for circuit editing <sup>[5]</sup>. These 10+ metal layer devices make it virtually impossible to access transistor signals from the device front side, and the ~100 nm device / metal line pitch make accessing nodes from the backside nearly as challenging. The circuit edit tools of the present generation need to be able to machine sub 100 nm wide FIB-vias to transistors and metal interconnects buried 300 to 600 nm below the backside surface. To further complicate this problem, the FIB must be able to machine through an array of complex materials of varying chemical composition, densities, and conductivity stopping with sub 20 nm depth precision.


Historically CE minimum FIB-via requirements have been about 3-4X larger than the process node minimum geometry (see figure 1). For 22 nm node, which will be in production in 2012,

minimum FIB-via will be  $\sim$ 70 nm, and in 5 short years, when the 11 nm process node is in production, the minimum FIB-via geometry will be < 40 nm. Such small geometry push the physics of ion beam nano-machining into a regime very different then the first 25 years of CE. Ion beams will need probe sizes of approximately 1 nm, beam tails of less than 10 nm, and beam current ranges from below 500 fA. Historical 2<sup>nd</sup> order effects such as ion beam lateral sputter distribution, ion time-of-flight errors; ion sample interaction field effects, and other effects, will become 1<sup>st</sup> order effects in determining an ion beam technologies nanomachining limitations. [6] Platforms will also need to scale in their capabilities including improving pattern generation electronics, SE detector collection and amplification efficiency, and reducing system drift to below 2-3 nm per minute.

Although these challenges seem nearly insurmountable, recent advancements in gallium ion beam scaling into probe size of sub 7 nm provides hope for even further gallium beam scaling, and new ion beam developments such as helium and neon GFIS, and chromium MOTIS ion source technology both demonstrate probe size potential of 1 nm or less.<sup>[7,8,9]</sup> E-beam research has also been done showing some very novel machining capabilities. In this paper, we will discuss the past and present CE technologies, and discuss in detail the necessary scaling requirements to enable CE to continue to be a foundational technology in bringing new products to market.

## **References:**

- [1] J. Mengailis, R.T. Post, M.W. Geis, and R.W. Mountain, J. Vac. Sci. Tech. B4, 176, (1986).
- [2] T. Kaito, T. Adachi, Proc. of 1<sup>st</sup> Micro Process Conf., 142 (1988)
- [3] J.D. Casey, Jr., A. F. Doyle, R.G. Lee, and D.K. Stewart, *Microelecotronics Eng.*, 24, 43, (1994).
- [4] R. Livengood, P. Winer, V. Rao, J. Vac. Sci. Tech B, 17 (1), pp 40-43, Jan/Feb (1999)
- [5] S.Natarajan et al., *IEDM Tech. Dig.*, p. 941, (2008).
- [6] S. Tan, et al., *Proc. of EIPBN Conference* (2011)
- [7] R.H. Livengood, et al., Elsevier Nucl. Instr. and Meth. A (2011), doi:10.1016/j.nima.2010.12.220
- [8] K. Edinger, et al, Carl Zeiss SMT, CE Tool Development Status Report for Sematech, (2006)
- [9] J. L. Hanssen, J. J. McClelland, E. A. Dakin, and M. Jacka, *Physical Review A* 74(6), 063416 (2006).




## 130 nm Generation (2002)

## FIB-Via Geometry Scaling (2002 – 2014)

5.0 KV X00.0K "37566

350 nm



Since the plane, we still see

120 nm

32 nm Generation (2010)

< 60 nm



14 nm Gen. (2014)

Figure 1: Cross section of FIB-Vias to M1 in semiconductor products, demonstrating the aggressive cross sectional scaling of FIB-vias over the last 10 year period. Source –Intel Corporation.