Hostname: page-component-77c89778f8-gvh9x Total loading time: 0 Render date: 2024-07-18T13:34:51.128Z Has data issue: false hasContentIssue false
  • English
  • Français

Comparative Studies of Furnace and Rapid Thermal Passivation for Accumulation and Inversion Mode Polysilicon-On-Oxide Mosfets.

Published online by Cambridge University Press:  21 February 2011

S. Batra ,
K. Park ,
S. Banerjee  and
R. Sundaresan
S. Batra
Affiliation:
The University of Texas at Austin, Austin, TX - 78712
K. Park
Affiliation:
The University of Texas at Austin, Austin, TX - 78712
S. Banerjee
Affiliation:
The University of Texas at Austin, Austin, TX - 78712
R. Sundaresan
Affiliation:
Texas Instruments Inc., Dallas, TX - 75265
Get access

Abstract

Carrier transport in the channel region of polysilicon thin film MOSFETs is affected by the presence of grain boundary potential barriers and is further complicated by the modulation of the grain boundary barrier height with gate voltage. Passivation of the trap sites with atomic hydrogen reduces the barrier height and thereby improves the performance of polysilicon transistors. In this paper, we demonstrate the effectiveness of Rapid Thermal Annealing (RTA) using Si3N4 as a solid source of H as a passivation technique for both inversion and accumulation mode polysilicon MOSFETs. ON/OFF ratios of 107 can be obtained by RTA passivation for inversion mode polysilicon MOSFETs compared to 106 after furnace passivation permitting the potential application of these MOSFETs both as load transistors in SRAMs as well as pass transistors in DRAMs. In contrast, the ON&OFF ratio of accumulation mode polysilicon MOSFETs does not show any improvement even though ID and VT improve with passivation. This is because of excessive back channel leakage in accumulation mode MOSFETs which increases with passivation.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 182: Symposium C – Polysilicon Thin Films and Interfaces , 1990 , 393
Copyright
Copyright © Materials Research Society 1990

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

References

1 Malhi, S. D. S., Karnaugh, R., Shah, A. H., Hite, L., Chatterjee, P. K., Davis, H. E., Mahant-Shetti, S. S., Gosmeyer, C. D., Sundaresan, R. S., Chen, C. E., Lam, H. W., Haken, R. A., Pinizzotto, R. F. and Hester, R. K., DRC Tech. Dig., 1984, paper VB-1.Google Scholar
2. Shichijo, H., Malhi, S. D. S., Shah, A. H., Pollack, G. P., Richardson, W. F., Elahy, M., Banerjee, S., Womack, R. and Chatterjee, P. K., in Extended Abstr. Int. Conf. Solid State Devices and Materials (Kobe, Japan, 1984), pp. 265–268.Google Scholar
3. Pollack, G. P., Richardson, W. F., Malhi, S. D. S., Bonifield, T., Shichijo, H., Banerjee, S., Elahy, M., Shah, A. H., Womack, R. and Chatterjee, P. K., IEEE Electron Device Lett. 5, 468 (1984).Google Scholar
4. Batra, S., Park, K., Kyono, C., Bhattacharya, S., Banerjee, S., Maziar, C., Kwong, D., Tasch, A., Rodder, M. and Sundaresan, R., IEDM Tech. Dig., 1989, pp. 455–458.Google Scholar
5. Tasch, A.F. and Parker, L., Proc. IEEE 77, 374 (1989).10.1109/5.24125Google Scholar
6. Kamins, T.I. and Marcoux, P. J., IEEE Electron Device Lett. 5, 159 (1980).Google Scholar
7. Lim, H.-K. and Fossum, J. G., IEEE Trans. Electron Dev. 30, 1244 (1983).Google Scholar
8. Malhi, S. D. S., Shichijo, H., Banerjee, S. K., Sundaresan, R. S., Elahy, M., Pollack, G. P., Richardson, W. F., Shah, A. H., White, L. R., Womack, R. H., Chatterjee, P. K. and Lam, H. W., IEEE Trans. Electron Dev. 32, 258 (1985).10.1109/T-ED.1985.21939Google Scholar