Hostname: page-component-669899f699-qzcqf Total loading time: 0 Render date: 2025-04-28T13:44:31.233Z Has data issue: false hasContentIssue false
  • English
  • Français

Fin Sidewall Microroughness Measurement by AFM

Published online by Cambridge University Press:  17 March 2011

Carolyn F. H. Gondran ,
Emily Morales ,
Angela Guerry ,
Weize Xiong ,
C. Rinn Cleavelin ,
Rick Wise ,
Sriram Balasubramanian  and
Tsu-Jae King
Carolyn F. H. Gondran
Affiliation:
International SEMATECH, Austin, TX 78741-6449, U.S.A
Emily Morales
Affiliation:
International SEMATECH, Austin, TX 78741-6449, U.S.A
Angela Guerry
Affiliation:
International SEMATECH, Austin, TX 78741-6449, U.S.A
Weize Xiong
Affiliation:
X-Chips Technologies Incorporated, Austin, TX 78741-6449, U.S.A
C. Rinn Cleavelin
Affiliation:
Texas Instruments Incorporated, Dallas TX, U.S.A
Rick Wise
Affiliation:
Texas Instruments Incorporated, Dallas TX, U.S.A
Sriram Balasubramanian
Affiliation:
Department of Electrical Engineering and Computer Science, University of California Berkeley, Berkeley CA 94720-1770, U.S.A
Tsu-Jae King
Affiliation:
Department of Electrical Engineering and Computer Science, University of California Berkeley, Berkeley CA 94720-1770, U.S.A
Get access

Abstract

The sidewalls of etched Si lines will be the carrier channel surfaces in FinFET devices. These surfaces must be as smooth as possible for optimal device performance. Thus, the ability to quantitatively measure sidewall roughness is essential to process development. A methodology to quantitatively measure Fin sidewall roughness by AFM is presented. The samples were prepared for measurement by cleaving along the length of the Fins or dense-line test structures and by FIB polishing to bring the edge of the sample close to the sidewall of the etched feature. The cleaved and FIB-polished sample was mounted 17 degrees shy of normal. This exposes the sidewall on the top surface while preventing shadowing of the lower part of the sidewall due to contact between the side of the probe support and the cleaved or polished edge. Quantitative AFM measurements taken by this method show meaningful differences in the sidewall roughness for samples that have seen different sidewall smoothing treatments. The average observed rms roughness values for various surface-smoothing treatments range from 0.8 to 1.8 Å for a 50 nm square area.

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 811: Symposia D/E – Integration of Advanced Micro-and Nanelectronic Devices-Critical Issues and Solutions , 2004 , E1.13
Copyright
Copyright © Materials Research Society 2004

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable

References

REFERENCES

1 Huang, X., Lee, W.C., Kuo, C., Hisamoto, D., Chang, L., Kedzierski, J., Anderson, E., Takeuchi, H., Choi, Y.K., Asano, K., Subramanian, V., King, T.J., Bokor, J., Hu, C., Technical Digest of IEDM, 67–70 (1999)Google Scholar
2 Baie, X., Colinge, J.P., V. Bayot and Grivei, E., Proceedings of the IEEE International SOI Conference, 66–67 (1995)Google Scholar
3 Doyle, B.S., Datta, S., Doczy, M., Hareland, S., Jin, B., Kavalieros, J., Linton, T., Murthy, A., Rios, R., Chau, R., IEEE Electron Device Letters, 24(4), 263–265 (2003)Google Scholar
4 Park, J.T., Colinge, J.P. and Diaz, C. H., IEEE Electron Device Letters, 22(8) 405–406 (2001)Google Scholar
5 Yang, F.L., Chen, H.Y., Cheng, F.C., Huang, C.C., Chang, C.Y., Chiu, H.K., Lee, C.C., Chen, C.C. Huang, H.T., Chen, C.J., Tao, H.J., Yeo, Y.C., Liang, M.S., and Hu, C., Technical Digest of IEDM, 255–258 (2002)Google Scholar
6 Krivokapic, Z., Tabery, C., Maszara, W., Xiang, Q., Lin, M.R., Extended Abstracts of the International Conference on Solid State Devices and Materials, SSDM, pp. 760–762, 2003 Google Scholar
7 Lee, Jeong-Soo, Choi, Yang-Kyu, Ha, Daewon, Balasubramanian, S., King, Tsu-Jae, Bokor, J., IEEE Electron Device Letters, 24(3), 186–188 (2003)Google Scholar
8 Choi, Yang-Kyu, Chang, Leland, Ranade, P., Lee, Jeong-Soo, Ha, Daewon, Balasubramanian, S., Agarwal, A., Ameen, M., King, Tsu-Jae, Bokor, J., Technical Digest of the International Electron Devices Meeting, 259–262 (2002)Google Scholar
9 Kuribayashi, H., Hiruta, R., Shimizu, R., Sudoh, K., Iwasaki, H., Vac, J., Sci. Technol. A 21(4) 1279 (2003)Google Scholar
10 Kingsley, J. R., Plano, R. J.. Chao, K.-J., in Metrology, Inspection and Process control for Microlithography XII; edited by Singh, Bhanwar, (Proc. SPIE 3332 1998) p. 508 Google Scholar
11 Martin, Yves, Wickramasinghe, H. Kumar, Appl. Phys. Lett. 64(19) 2498–2500 (1994)Google Scholar
12 Guerry, Angela, Gondran, Carolyn F. H., Miller, Kirk, to be published in the proceedings of the 15th Annual IEEE/SEMI Advanced Semiconductor Manufacturing Conference (2004)Google Scholar
13 2003 International Technology Roadmap for Semiconductors, Front End Processes, Surface Prep, footnote J, p. 20 Google Scholar
14 Gondran, Carolyn F. H., Michelson, Diane K. to be presented at and published in the proceedings of the ISTFA04Google Scholar