Crossref Citations
This Book has been
cited by the following publications. This list is generated based on data provided by Crossref.
Abdel-Aziz, Ahmed M.
Fawzy, Omar H.
Zahran, Haytham O.
Tera, Karim A.
Sabry, Mostafa N.
and
Omran, Hesham
2018.
Design Automation of Fully-Differential Folded Cascode OTA Using Nested Iterations.
p.
143.
Abu-El-ela, Omar A.
Aldaly, Abdelrahman A.
Abd-El-azim, YoussefA.
and
Omran, Hesham A.
2018.
Design automation of a fully differential switched capacitor amplifier using a telescopic cascode OTA.
p.
385.
Melikyan, Vazgen
2018.
Simulation and Optimization of Digital Circuits.
p.
1.
Melikyan, Vazgen
2018.
Simulation and Optimization of Digital Circuits.
p.
137.
Gebreyohannes, Fikre Tsigabu
Louerat, Marie-Minerve
and
Aboushady, Hassan
2019.
Design of a 4th-Order Feed-Forward-Compensated Operational Amplifier for Multi-GHz Sampling Frequency Continuous-Time Bandpass Sigma-Delta Modulators.
p.
1.
Kumar, Tangudu Bharat
Sharma, Gaurav Kumar
Johar, Arun Kishor
Gupta, Deepak
Kar, Sougata Kumar
and
Boolchandani, Dharmendar
2019.
Design Automation of 5-T OTA using gm/ID methodology.
p.
1.
Omran, Hesham
2019.
Optimum Split Ratio for Folded Cascode OTA Bias Current: A Qualitative and Quantitative Study.
p.
223.
Piccinni, Giovanni
Talarico, Claudio
Avitabile, Gianfranco
and
Coviello, Giuseppe
2019.
Innovative Strategy for Mixer Design Optimization Based on gm/ID Methodology.
Electronics,
Vol. 8,
Issue. 9,
p.
954.
El Khalik, Ahmed M. Abd
and
Omran, Hesham
2019.
Automated Optimization of Capacitive Feedback Folded Cascode Amplifier Using Precomputed Lookup Tables.
p.
50.
Hillebrand, Theodor
Paul, Steffen
and
Peters-Drolshagen, Dagmar
2019.
REL-MOS—A Reliability-Aware MOS Transistor Model.
IEEE Transactions on Electron Devices,
Vol. 66,
Issue. 1,
p.
60.
Hesham, Bakr
Hasaneen, El-Sayed
and
Hamed, Hesham F. A.
2019.
Design Procedure for Two-Stage CMOS Opamp using gm/ID design Methodology in 16 nm FinFET Technology.
p.
325.
Khalil, Karim D.
Soliman, Nabil R.
and
Omran, Hesham
2019.
Automation of Bandgap Voltage Reference Optimization using Vectorized Coarse-Fine Grid Search.
p.
54.
Omran, Hesham
Amer, Mohamed H.
and
Mansour, Ahmed M.
2019.
Systematic Design of Bandgap Voltage Reference Using Precomputed Lookup Tables.
IEEE Access,
Vol. 7,
Issue. ,
p.
100131.
Schweikardt, Matthias
Uhlmann, Yannick
Leber, Florian
Scheible, Jurgen
and
Habal, Husni
2019.
A Generic Procedural Generator for Sizing of Analog Integrated Circuits.
p.
17.
Sharma, Vivek
Kumar Y.B., Nithin
and
M.H., Vasantha
2020.
67 dB SNDR 20 kHz BW SC third‐order modulator with single Op‐Amp and 20 µW power consumption for bio‐medical applications.
IET Circuits, Devices & Systems,
Vol. 14,
Issue. 6,
p.
881.
Aueamnuay, Chaiyanut
Kayyil, Ajmal Vadakkan
Liu, Jialin
Thota, Narayana Bhagirath
and
Allstot, David J.
2020.
gm/ID Design Considerations for Subthreshold-Based CMOS Two-Stage Operational Amplifiers.
p.
1.
Barboni, Leonardo
2020.
Evidence of Limitations of the Transconductance-to-Drain-Current Method (gm/Id) for Transistor Sizing in 28 nm UTBB FD-SOI Transistors.
Journal of Low Power Electronics and Applications,
Vol. 10,
Issue. 2,
p.
17.
Aminzadeh, Hamed
2020.
Systematic circuit design and analysis using generalised
g
m
/
I
D
functions of MOS devices
.
IET Circuits, Devices & Systems,
Vol. 14,
Issue. 4,
p.
432.
Gebreyohannes, Fikre Tsigabu
Porte, Jacky
Louerat, Marie-Minerve
and
Aboushady, Hassan
2020.
A gm/ID
Methodology Based Data-Driven Search Algorithm for the Design of Multistage Multipath Feed-Forward-Compensated Amplifiers Targeting High Speed Continuous-Time ΣΔ-Modulators.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,
Vol. 39,
Issue. 12,
p.
4311.
Aueamnuay, Chaiyanut
Kayyil, Ajmal Vadakkan
Thota, Narayana Bhagirath
Venkatachala, Praveen Kumar
and
Allstot, David J.
2020.
gm/ID-Based Frequency Compensation of CMOS Two-Stage Operational Amplifiers.
p.
1.