Gray, P. R., Hurst, P., Lewis, S. H., and Meyer, R. G., Analysis and Design of Analog Integrated Circuits, 5th ed. Wiley, 2009.Google Scholar

Scholten, A. J., Tiemeijer, L. F., van Langevelde, R., Havens, R. J., Zegers-van Duijnhoven, A. T. A., and Venezia, V. C., “Noise Modeling for RF CMOS Circuit Simulation,” IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 618–632, Mar. 2003.CrossRefGoogle Scholar

Smit, G. D. J., Scholten, A. J., Pijper, R. M. T., van Langevelde, R., Tiemeijer, L. F., and Klaassen, D. B. M., “Experimental Demonstration and Modeling of Excess RF Noise in Sub-100-nm CMOS Technologies,” IEEE Electron Device Lett., vol. 31, no. 8, pp. 884–886, Aug. 2010.CrossRefGoogle Scholar

Shameli, A. and Heydari, P., “A Novel Power Optimization Technique for Ultra-Low Power RFICs,” Proc. International Symposium on Low Power Electronics and Design (ISLPED), 2006, pp. 274–279.Google Scholar

Mangla, A., Enz, C. C., and Sallese, J.-M., “Figure-of-Merit for Optimizing the Current-Efficiency of Low-Power RF Circuits,” Proc. International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), 2011, pp. 85–89.Google Scholar

Gildenblat, G., X. Li, W. Wu, H. Wang, A. Jha, R. Van Langevelde, G. D. J. Smit, A. J. Scholten, and D. B. M. Klaassen, “PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation,” IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 1979–1993, Sep. 2006.Google Scholar

Boutchacha, T., Ghibaudo, G., and Belmekki, B., “Study of Low Frequency Noise in the 0.18 μm Silicon CMOS Transistors,” in Proc. International Conference on Microelectronic Test Structures, 1999, pp. 84–88.CrossRefGoogle Scholar

Enz, C. C. and Vittoz, E. A., Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design. John Wiley & Sons, 2006.CrossRefGoogle Scholar

Hung, K. K., Ko, P. K., Hu, C., and Cheng, Y. C., “A Unified Model for the Flicker Noise in Metal-Oxide-Semiconductor Field-Effect Transistors,” IEEE Trans. Electron Devices, vol. 37, no. 3, pp. 654–665, Mar. 1990.CrossRefGoogle Scholar

Enz, C. C. and Temes, G. C., “Circuit Techniques for Reducing the Effects of Op-amp Imperfections: Autozeroing, Correlated Double Sampling, and Chopper Stabilization,” Proc. IEEE, vol. 84, no. 11, pp. 1584–1614, 1996.Google Scholar

Dennard, R. H., Gaensslen, F. H., Rideout, V. L., Bassous, E., and LeBlanc, A. R., “Design of Ion-Implanted MOSFET’s with Very Small Physical Dimensions,” IEEE J. Solid-State Circuits, vol. 9, no. 5, pp. 256–268, Oct. 1974.CrossRefGoogle Scholar

Knitel, M. J., Woerlee, P. H., Scholten, A. J., and Zegers-Van Duijnhoven, A., “Impact of Process Scaling on 1/f Noise in Advanced CMOS Technologies,” in Proc. IEDM, 2000, pp. 463–466.Google Scholar

Sansen, W., “Distortion in Elementary Transistor Circuits,” IEEE Trans. Circuits Syst. II, vol. 46, no. 3, pp. 315–325, Mar. 1999.Google Scholar

Toole, B., Plett, C., and Cloutier, M., “RF Circuit Implications of Moderate Inversion Enhanced Linear Region in MOSFETs,” IEEE Trans. Circuits Syst. I, vol. 51, no. 2, pp. 319–328, Feb. 2004.Google Scholar

Blaakmeer, S. C., Klumpetink, E. A., Leenaerts, D. M. W., and Nauta, B., “Wideband Balun-LNA with Simultaneous Output Balancing, Noise-Cancelating and Distortion-Canceling,” IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1341–1350, 2008.Google Scholar

Kinget, P. R., “Device Mismatch and Tradeoffs in the Design of Analog Circuits,” IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1212–1224, June 2005.CrossRefGoogle Scholar

Pelgrom, M., Tuinhout, H., and Vertregt, M., “A Designer’s View on Mismatch,” in Nyquist AD Converters, Sensor Interfaces, and Robustness, van Roermund, A. H. M., Baschirotto, A., and Steyaert, M., Eds. Springer, 2013, pp. 245–267.CrossRefGoogle Scholar

Hastings, A., The Art of Analog Layout, 2nd ed. Prentice Hall, 2005.Google Scholar

Pelgrom, M. J. M., Duinmaijer, A. C. J., and Welbers, A. P. G., “Matching properties of MOS transistors,” IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433–1439, Oct. 1989.CrossRefGoogle Scholar

Pelgrom, M. J. M., Tuinhout, H. P., and Vertregt, M., “Transistor Matching in Analog CMOS Applications,” in IEDM Tech. Digest, 1998, pp. 915–918.Google Scholar

Mezzomo, C. M., Bajolet, A., Cathignol, A., Frenza, R. Di, and Ghibaudo, G., “Characterization and Modeling of Transistor Variability in Advanced CMOS Technologies,” IEEE Trans. Electron Devices, vol. 58, no. 8, pp. 2235–2248, Aug. 2011.CrossRefGoogle Scholar

Carusone, Tony Chan, Johns, D. A., and Martin, K. W., Analog Integrated Circuit Design, 2nd ed. Wiley, 2011.Google Scholar

Andricciola, P. and Tuinhout, H. P., “The Temperature Dependence of Mismatch in Deep-Submicrometer Bulk MOSFETs,” IEEE Electron Device Lett., vol. 30, no. 6, pp. 690–692, June 2009.CrossRefGoogle Scholar