Book contents
- Systematic Design of Analog CMOS CircuitsUsing Pre-Computed Lookup Tables
- Reviews
- Systematic Design of Analog CMOS Circuits
- Copyright page
- Dedication
- Contents
- Symbols and Acronyms
- 1 Introduction
- 2 Basic Transistor Modeling
- 3 Basic Sizing Using the gm/ID Methodology
- 4 Noise, Distortion and Mismatch
- 5 Practical Circuit Examples I
- 6 Practical Circuit Examples II
- Book part
- Index
- References
5 - Practical Circuit Examples I
Published online by Cambridge University Press: 28 September 2017
Book contents
- Systematic Design of Analog CMOS CircuitsUsing Pre-Computed Lookup Tables
- Reviews
- Systematic Design of Analog CMOS Circuits
- Copyright page
- Dedication
- Contents
- Symbols and Acronyms
- 1 Introduction
- 2 Basic Transistor Modeling
- 3 Basic Sizing Using the gm/ID Methodology
- 4 Noise, Distortion and Mismatch
- 5 Practical Circuit Examples I
- 6 Practical Circuit Examples II
- Book part
- Index
- References
- Type
- Chapter
- Information
- Systematic Design of Analog CMOS CircuitsUsing Pre-Computed Lookup Tables, pp. 114 - 164Publisher: Cambridge University PressPrint publication year: 2017
References
5.8 References
Lee, T. H., The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. Cambridge University Press, 2004.Google Scholar
Gray, P. R., Hurst, P., Lewis, S. H., and Meyer, R. G., Analysis and Design of Analog Integrated Circuits, 5th ed. Wiley, 2009.Google Scholar
Gupta, V., Rincon-Mora, G. A., and Raha, P., “Analysis and Design of Monolithic, High PSR, Linear Regulators for SoC Applications,” in Proc. IEEE International SOC Conference, 2004, pp. 311–315.CrossRefGoogle Scholar
Blaakmeer, S. C., Klumperink, E. A. M., Leenaerts, D. M. W., and Nauta, B., “Wideband Balun-LNA with Simultaneous Output Balancing, Noise-Canceling and Distortion-Canceling,” IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1341–1350, June 2008.Google Scholar
Boser, B. E. and Howe, R. T., “Surface Micromachined Accelerometers,” IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 366–375, Mar. 1996.Google Scholar
Sansen, W. M. C. and Chang, Z. Y., “Limits of Low Noise Performance of Detector Readout Front Ends in CMOS Technology,” IEEE Trans. Circuits Syst., vol. 37, no. 11, pp. 1375–1382, Nov. 1990.Google Scholar
Geronimo, G. De and O’Connor, P., “MOSFET Optimization in Deep Submicron Technology for Charge Amplifiers,” in IEEE Symposium on Nuclear Science, 2004, vol. 1, pp. 25–33.Google Scholar
Caruosone, T. Chan, Johns, D.A., and Martin, K., Analog Integrated Circuit Design, 2nd ed. Wiley, 2011.Google Scholar
Konishi, T., Inazu, K., Lee, J. G., Natsui, M., Masui, S., and Murmann, B., “Design Optimization of High-Speed and Low-Power Operational Transconductance Amplifier Using gm/ID Lookup Table Methodology,” IEICE Trans. Electron., vol. E94–C, no. 3, pp. 334–345, Mar. 2011.CrossRefGoogle Scholar