Book contents
- Systematic Design of Analog CMOS CircuitsUsing Pre-Computed Lookup Tables
- Reviews
- Systematic Design of Analog CMOS Circuits
- Copyright page
- Dedication
- Contents
- Symbols and Acronyms
- 1 Introduction
- 2 Basic Transistor Modeling
- 3 Basic Sizing Using the gm/ID Methodology
- 4 Noise, Distortion and Mismatch
- 5 Practical Circuit Examples I
- 6 Practical Circuit Examples II
- Book part
- Index
- References
1 - Introduction
Published online by Cambridge University Press: 28 September 2017
Book contents
- Systematic Design of Analog CMOS CircuitsUsing Pre-Computed Lookup Tables
- Reviews
- Systematic Design of Analog CMOS Circuits
- Copyright page
- Dedication
- Contents
- Symbols and Acronyms
- 1 Introduction
- 2 Basic Transistor Modeling
- 3 Basic Sizing Using the gm/ID Methodology
- 4 Noise, Distortion and Mismatch
- 5 Practical Circuit Examples I
- 6 Practical Circuit Examples II
- Book part
- Index
- References
- Type
- Chapter
- Information
- Systematic Design of Analog CMOS CircuitsUsing Pre-Computed Lookup Tables, pp. xii - xivPublisher: Cambridge University PressPrint publication year: 2017
References
1.6 References
Gray, P. R., Hurst, P., Lewis, S. H., and Meyer, R. G., Analysis and Design of Analog Integrated Circuits, 5th ed. Wiley, 2009.Google Scholar
Caruosone, T. Chan, Johns, D. A., and Martin, K. W., Analog Integrated Circuit Design, 2nd ed. Wiley, 2011.Google Scholar
Toole, B., Plett, C., and Cloutier, M., “RF Circuit Implications of Moderate Inversion Enhanced Linear Region in MOSFETs,” IEEE Trans. Circuits Syst. I, vol. 51, no. 2, pp. 319–328, Feb. 2004.CrossRefGoogle Scholar
Shameli, A. and Heydari, P., “A Novel Power Optimization Technique for Ultra-Low Power RFICs,” in Proc. ISLPED, 2006, pp. 274–279.Google Scholar
Taris, T., Begueret, J., and Deval, Y., “A 60µW LNA for 2.4 GHz Wireless Sensors Network Applications,” in Proc. RF IC Symposium, 2011, pp. 1–4.Google Scholar
Chauhan, Y. S., Venugopalan, S., Chalkiadaki, M.-A., Karim, M. A. U., Agarwal, H., Khandelwal, S., Paydavosi, N., Duarte, J. P., Enz, C. C., Niknejad, A. M., and Hu, C., “BSIM6: Analog and RF Compact Model for Bulk MOSFET,” IEEE Trans. Electron Devices, vol. 61, no. 2, pp. 234–244, Feb. 2014.Google Scholar
Gildenblat, G., Li, X., Wu, W., Wang, H., Jha, A., Van Langevelde, R., Smit, G. D. J., Scholten, A. J., and Klaassen, D. B. M., “PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation,” IEEE Trans. Electron Devices, vol. 53, no. 9, pp. 1979–1993, Sep. 2006.Google Scholar
Iskander, R., Louërat, M.-M., and Kaiser, A., “Hierarchical Sizing and Biasing of Analog Firm Intellectual Properties,” Integr. VLSI J., vol. 46, no. 2, pp. 172–188, Mar. 2013.Google Scholar
Gielen, G. G. E. and Rutenbar, R. A., “Computer-Aided Design of Analog and Mixed-Signal Integrated Circuits,” Proc. IEEE, vol. 88, no. 12, pp. 1825–1854, Dec. 2000.Google Scholar
Han, D. and Chatterjee, A., “Simulation-in-the-Loop Analog Circuit Sizing Method Using Adaptive Model-Based Simulated Annealing,” in 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, 2004, pp. 127–130.CrossRefGoogle Scholar
Silveira, F., Flandre, D., and Jespers, P. G. A., “A gm/ID Based Methodology for the Design of CMOS Analog Circuits and Its Application to the Synthesis of a Silicon-on-Insulator Micropower OTA,” IEEE J. Solid-State Circuits, vol. 31, no. 9, pp. 1314–1319, Sep. 1996.Google Scholar
Flandre, D., Viviani, A., Eggermont, J.-P., Gentinne, B., and Jespers, P. G. A., “Improved Synthesis of Gain-Boosted Regulated-Cascode CMOS Stages Using Symbolic Analysis and gm/ID Methodology,” IEEE J. Solid-State Circuits, vol. 32, no. 7, pp. 1006–1012, July 1997.Google Scholar
Silveira, F. and Flandre, D., “Operational Amplifier Power Optimization for a Given Total (Slewing Plus Linear) Settling Time,” in Proc. Integrated Circuits and Systems Design, 2002, pp. 247–253.CrossRefGoogle Scholar
Shyu, Y.-T., Lin, C.-W., Lin, J.-F., and Chang, S.-J., “A gm/ID-Based Synthesis Tool for Pipelined Analog to Digital Converters,” in 2009 International Symposium on VLSI Design, Automation and Test, 2009, pp. 299–302.CrossRefGoogle Scholar
Konishi, T., Inazu, K., Lee, J. G., Natsui, M., Masui, S., and Murmann, B., “Design Optimization of High-Speed and Low-Power Operational Transconductance Amplifier Using gm/ID Lookup Table Methodology,” IEICE Trans. Electron., vol. E94–C, no. 3, pp. 334–345, Mar. 2011.Google Scholar
Cubas, H. A. and Navarro, J., “Design of an OTA-Miller for a 96dB SNR SC Multi-Bit Sigma-Delta Modulator Based on gm/ID Methodology,” in 2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS), 2013, pp. 1–4.Google Scholar
Jespers, P. G. A. and Murmann, B., “Calculation of MOSFET Distortion Using the Transconductance-to-Current Ratio (gm/ID),” in Proc. IEEE ISCAS, 2015, pp. 529–532.Google Scholar
Binkley, D. M., Tradeoffs and Optimization in Analog CMOS Design. John Wiley & Sons, 2008.CrossRefGoogle Scholar
Enz, C., Chalkiadaki, M.-A., and Mangla, A., “Low-Power Analog/RF Circuit Design Based on the Inversion Coefficient,” in Proc. ESSCIRC, 2015, pp. 202–208.Google Scholar
Sansen, W., “Minimum Power in Analog Amplifying Blocks: Presenting a Design Procedure,” IEEE Solid-State Circuits Mag., vol. 7, no. 4, pp. 83–89, 2015.CrossRefGoogle Scholar
Jespers, P., The gm/ID Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits. Springer, 2010.CrossRefGoogle Scholar
Enz, C. C. and Vittoz, E. A., Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design. John Wiley & Sons, 2006.Google Scholar
Sansen, W., “Distortion in Elementary Transistor Circuits,” IEEE Trans. Circuits Syst. II, vol. 46, no. 3, pp. 315–325, Mar. 1999.Google Scholar
Shaeffer, D. K. and Lee, T. H., “A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier,” IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 745–759, May 1997.Google Scholar